|
About the Users category
|
|
0
|
43
|
March 20, 2025
|
|
Yosys 0.61+21 up5k 48mhz internal clock won't build (no PLL)
|
|
2
|
19
|
March 16, 2026
|
|
Getting 49.15 MHz clock from 3.072 MHz external clock
|
|
1
|
18
|
March 9, 2026
|
|
SRMODE = "CE_OVER_LSR" how to implement in Yosys?
|
|
17
|
38
|
March 5, 2026
|
|
CXXRTL virtual interfaces
|
|
0
|
14
|
March 2, 2026
|
|
What is the best way to drive Yosys CLI (to use CXXRTL) from Rust?
|
|
4
|
27
|
March 1, 2026
|
|
Async2sync and write_aiger -vmap
|
|
2
|
24
|
February 9, 2026
|
|
How do you lint your Yosys Verilog projects?
|
|
4
|
30
|
January 26, 2026
|
|
Setundef doesn't respect selection
|
|
1
|
13
|
January 21, 2026
|
|
Stopping to prevent exponential design size explosion
|
|
2
|
61
|
January 16, 2026
|
|
SBY: liveness check (deadlock / livelock)
|
|
2
|
59
|
December 17, 2025
|
|
Internal pins in Liberty files
|
|
1
|
33
|
December 9, 2025
|
|
Write_json: buffer output after NOT gate left floating
|
|
1
|
33
|
November 19, 2025
|
|
Yosys Formal : VCD Trace Dump
|
|
3
|
46
|
November 12, 2025
|
|
Educational Uses of Open Source EDA Tools
|
|
2
|
69
|
November 4, 2025
|
|
Gate Count Instability from Functionally Equivalent RTL
|
|
1
|
31
|
October 30, 2025
|
|
Preserving RTL provenance (component context) through Yosys synthesis and AIG mapping
|
|
2
|
60
|
October 10, 2025
|
|
Correct method to ignore assert() statements?
|
|
2
|
69
|
October 6, 2025
|
|
Seq #("xx____x_____________") pkt_err (clk, packet_error);
|
|
1
|
31
|
September 28, 2025
|
|
Incremental Synthesis in Yosys
|
|
4
|
85
|
September 9, 2025
|
|
SystemVerilog 2012 Parsing for RVFI
|
|
1
|
55
|
August 31, 2025
|
|
Larger N for input but less time used
|
|
4
|
77
|
August 28, 2025
|
|
Compiling cv32e40x with SBY
|
|
4
|
60
|
August 22, 2025
|
|
How to Map Verilog Design Exclusively to Custom Standard Cells in Yosys
|
|
3
|
93
|
August 19, 2025
|
|
Support for Multiple SMT-LIB expressions
|
|
1
|
55
|
July 31, 2025
|
|
Support for package import (unexpected TOK_ID)
|
|
3
|
88
|
July 10, 2025
|
|
Write_firrtl fails
|
|
2
|
45
|
June 24, 2025
|
|
Filtering internal cell details in nexpnr timing reports
|
|
2
|
57
|
June 23, 2025
|
|
ICE40 primitives with slang plugin
|
|
1
|
75
|
June 23, 2025
|
|
Docker Images for oss-cad-suite/etc.?
|
|
3
|
58
|
June 11, 2025
|