I’m trying to apply setundef only to the part of my design, but seems like it doesn’t respect selection. For example:
module test;
wire a = 1'bx;
wire b = 1'bx;
endmodule
After running setundef -zero w:a I expect that x would be changed for 0 only on wire a, but it changes the value of b as well for some reason.