RFC: SVA / PSL implementation ideas

widlarizer February 10, 2026, 11:08am 3

Additionally, this is done as part of the OSVISE project, and we’ll be integrating it with MLIR

Topic		Replies	Views
SystemVerilog Assertions in Yosys Users	1	195	June 9, 2025
Announcing the RTLIL MLIR dialect for CIRCT Developers circt	1	112	September 22, 2025
SRMODE = "CE_OVER_LSR" how to implement in Yosys? Users	17	38	March 5, 2026
Incremental Synthesis in Yosys Users	4	85	September 9, 2025
Preserving RTL provenance (component context) through Yosys synthesis and AIG mapping Users	2	60	October 10, 2025