|
Write_json: buffer output after NOT gate left floating
|
|
1
|
37
|
November 19, 2025
|
|
Yosys Formal : VCD Trace Dump
|
|
3
|
58
|
November 12, 2025
|
|
Handling non-const pointer fields and pointer-like structure fields when making const RTLIL objects thread-safe
|
|
0
|
23
|
November 10, 2025
|
|
Replacing json11?
|
|
1
|
41
|
November 7, 2025
|
|
Fixing `IdString` refcounting
|
|
9
|
124
|
November 5, 2025
|
|
Educational Uses of Open Source EDA Tools
|
|
2
|
77
|
November 4, 2025
|
|
Adding gmock to test dependencies
|
|
3
|
58
|
November 1, 2025
|
|
Gate Count Instability from Functionally Equivalent RTL
|
|
1
|
42
|
October 30, 2025
|
|
Cleaning up log sinks
|
|
2
|
70
|
October 21, 2025
|
|
Preserving RTL provenance (component context) through Yosys synthesis and AIG mapping
|
|
2
|
66
|
October 10, 2025
|
|
gowin:Mapping DSP cells (MULT36x36, MULT18x18 and MULT9x9) during synthesis
|
|
2
|
51
|
October 7, 2025
|
|
Correct method to ignore assert() statements?
|
|
2
|
84
|
October 6, 2025
|
|
Parallel OptMergePass implementation
|
|
17
|
170
|
October 6, 2025
|
|
Quoted strings in pass arguments
|
|
4
|
80
|
October 6, 2025
|
|
Seq #("xx____x_____________") pkt_err (clk, packet_error);
|
|
1
|
33
|
September 28, 2025
|
|
Announcing the RTLIL MLIR dialect for CIRCT
|
|
1
|
131
|
September 22, 2025
|
|
Cleaning up `log_id()` and `RTLIL::unescape_id()`
|
|
2
|
74
|
September 17, 2025
|
|
Faster RTLIL Parser
|
|
6
|
136
|
September 16, 2025
|
|
Making usage of `RTLIL::IdString` more efficient
|
|
6
|
70
|
September 9, 2025
|
|
An update on C++-ification of logging APIs
|
|
3
|
72
|
September 9, 2025
|
|
Incremental Synthesis in Yosys
|
|
4
|
97
|
September 9, 2025
|
|
Fixing `RTLIL::Const`
|
|
3
|
57
|
September 5, 2025
|
|
PSA: LLVM21 on macOS is failing Yosys builds
|
|
0
|
30
|
September 1, 2025
|
|
SystemVerilog 2012 Parsing for RVFI
|
|
1
|
58
|
August 31, 2025
|
|
Larger N for input but less time used
|
|
4
|
77
|
August 28, 2025
|
|
Compiling cv32e40x with SBY
|
|
4
|
67
|
August 22, 2025
|
|
How to Map Verilog Design Exclusively to Custom Standard Cells in Yosys
|
|
3
|
102
|
August 19, 2025
|
|
Support for Multiple SMT-LIB expressions
|
|
1
|
59
|
July 31, 2025
|
|
Support for package import (unexpected TOK_ID)
|
|
3
|
95
|
July 10, 2025
|
|
Write_firrtl fails
|
|
2
|
52
|
June 24, 2025
|