# Educational Uses of Open Source EDA Tools
**URL:** https://yosyshq.discourse.group/t/educational-uses-of-open-source-eda-tools/100
**Category:** Users
**Created:** [November 4, 2025, 1:30am UTC](https://yosyshq.discourse.group/t/educational-uses-of-open-source-eda-tools/100 "2025-11-04T01:30:13Z")
**Posts on this page:** 3
**Page:** 1
### Author:  [@bsiever](https://yosyshq.discourse.group/u/bsiever)
#### Post date: [November 4, 2025, 1:30am UTC](https://yosyshq.discourse.group/t/educational-uses-of-open-source-eda-tools/100/1 "2025-11-04T01:30:13Z")
Apologies if this isn’t suitable for this forum.
There are many of us using open EDA tools, like Yosys, in education and research. Collaboration on common concerns could benefit everyone. If anyone is interested in forming a workshop session, please share your interests and preferences via this short form: [Workshops on Open Source Educational EDA Technologies (WoSEET)](https://forms.gle/S87CrvzyMxB7fqCx9) .
---
### Author:  [@widlarizer](https://yosyshq.discourse.group/u/widlarizer)
#### Post date: [November 4, 2025, 12:00pm UTC](https://yosyshq.discourse.group/t/educational-uses-of-open-source-eda-tools/100/2 "2025-11-04T12:00:57Z")
I’ve been casually tracking interesting courses, particularly if they use open source EDA. Here are some that fit the bill, in case you’d like to take a look or reach out to the educators behind them if you haven’t already:
> **[VLSI](https://vlsi.ethz.ch/wiki/Main_Page)**
> **[Analog Circuit Design](https://iic-jku.github.io/analog-circuit-design/)**
> **[“One Student One Chip” v24.07 Course Homepage | Official documents](https://ysyx.oscc.cc/docs/en/)**
> **[Education](https://analogicus.com/education.html)**
>
> I’d love to simplify analog integrated circuit design.
---
### Author:  [@bsiever](https://yosyshq.discourse.group/u/bsiever)
#### Post date: [November 4, 2025, 1:05pm UTC](https://yosyshq.discourse.group/t/educational-uses-of-open-source-eda-tools/100/3 "2025-11-04T13:05:56Z")
Thanks for sharing @widlarizer ! I will add them to my list of people working in this niche.
A few to potentially add to your list:
- [ES4: Intro. to Digital Logic @ Tufts](https://www.ece.tufts.edu/es/4/)
- [CSE125: Logic Design with Verilog](https://courses.engineering.ucsc.edu/courses/cse125)
- EDAcation ([repo](https://github.com/EDAcation/vscode-edacation#readme) ; [VSCode Extension](https://marketplace.visualstudio.com/items?itemName=edacation.edacation)) is developed by / used at the University of Twente
I’ve been working on dev containers with Yosys, iverilog, etc. for the [Intro. to Digital Logic](https://sigcse2026.sigcse.org/details/sigcse-ts-2026-tutorials/6/Tutorial-104-Development-Containers-Accessible-Hands-on-Assignments-and-Active-Lea) course I co-teach. Brief demo video of environment: [here](https://youtu.be/8_A3eMQ-_WY). We’ll be giving a 3-hour tutorial on how to use it at a conference in Feb.: [here](https://sigcse2026.sigcse.org/details/sigcse-ts-2026-tutorials/6/Tutorial-104-Development-Containers-Accessible-Hands-on-Assignments-and-Active-Lea).